Two types of solar cells are successfully grown on chips from two CMOS generations. The efficiency of amorphous-silicon (a-Si) solar cells reaches 5.2%, copperindium-gallium-selenide (CIGS) cells 7.1%. CMOS functionality is unaffected. The main integration issues: adhesion, surface topography, metal ion contamination, process temperature, and mechanical stress can be resolved while maintaining standard photovoltaic processing.
Envisaged PV-powered autonomous microsystem
Ultra-low-power autonomous microsystems can be fed by ambient energy using a variety of approaches [1] - [4] . Such microsystems typically contain an energy scavenging module, energy harvesting electronics, and electrical energy storage (e.g. a supercapacitor). In this work we study integration of a solar cell on a chip ( Fig. 1) by "above-IC" CMOS post-processing [5] - [7] . The technological challenge is to integrate a photovoltaic energy scavenging component without compromising CMOS performance. Thin-film solar cell technology is mature, utilizes low-temperature process steps, and is well optimized for high yield at low cost [8] . In particular, amorphous-silicon (a-Si) and copper-indium-galliumselenide (CIGS) photovoltaic (PV) technologies are attractive because of their relatively high efficiencies at indoor-lighting conditions [8] [9] . Cadmium telluride (CdTe) solar cells also meet this requirement but raise environmental concerns. Above-IC integration of the materials a-Si and CIGS have been reported [10] [11] , but monolithic integration of PV cells above CMOS is to the best of our knowledge not yet shown. 
Integration of solar cells on CMOS
Utrecht University's process [12] is used to fabricate the a-Si solar cell stack (Fig.2, left) . Ag and ZnO:Al were deposited by RF magnetron sputtering, followed by PECVD a-Si (T < 200 ºC). The ITO top electrode was sputtered. On the glass reference sample, an Au grid was thermally evaporated. Fig. 2 (right) shows the Nankai University CIGS process [13] . Mo is sputtered; an optional 10~20 nm efficiency-boosting NaF layer [8] is evaporated, followed by CIGS thermal co-evaporation at different substrate temperatures. CdS is deposited in chemicalbath; i-ZnO and Al-doped ZnO are magnetron sputtered, followed by thermal evaporation of an Ni/Al top electrode through a stainless steel shadow mask. Shadow masking is employed to prevent short circuits. Solar cells (typically few-mm 2 area) were fabricated on the front or back side of functional 0.25 μm (Al backend) CMOS chips [14] , 0.13 μm (Cu backend) CMOS process-controlmodule (PCM) chips, and on glass reference substrates, in the same run (Fig. 3 left) . The finished a-Si and CIGS solar cell samples are shown in the middle and right of Fig.3 , respectively. 
Integration Challenge
Several issues were tackled to get successful integration. As the substrate is changed, the adhesion of the solar cell's first layer required some process tuning. For CIGS a Mo thin film is normally deposited by magnetron sputtering [15] . We observed Mo delaminating from PECVD SiO 2 and SiN x surfaces. An improved deposition recipe, utilizing DC sputtering at reduced pressure and half the deposition rate resolved the issue, passing a scotchtape test. An adhesion layer (e.g. Ti) might be a more robust solution to maintain the standard solar cell process. The a-Si cell's bottom electrode conventionally contains silver, yielding a high internal reflection to boost efficiency. CIGS cells contain both copper and sodium. A robust diffusion barrier is required to protect the CMOS from metal ion contamination. PECVD SiO 2 /SiN x /SiO 2 stacks were deposited on both sides of the CMOS chip as diffusion barriers with total thicknesses around 800 nm. Electrical characterization confirms that these stacks function well as diffusion barriers, and have a negligible impact on CMOS device parameters (last column of Tables III, IV ). The layers also protect against plasma processing induced damage [16] [17] . The normally used peak process temperature of a-Si solar cells is around 275 ºC. For CIGS, standard processing goes above 500 ºC. Good efficiencies are however reported at 400-450 ºC peak temperatures [18] as reproduced in the present work. During the CIGS deposition, the CMOS chip surface stays at the peak temperature for around 30 minutes. Mechanical stress, originating from thermal expansion differences between solar cell and silicon substrate, is critical in the CIGS case. Table IV shows loss of chip functionality after processing above 400 ºC. The yield drops at lower temperatures in front-side integrated solar cells than in back-side integrated cells. This suggests mechanical stress, not thermal budget, as the root cause for CMOS degradation. This is confirmed by a positive functional test after a 450 ºC thermal anneal (Table IV) . Table I . For both a-Si and CIGS solar cells, the on-chip solar cell efficiencies reach 5-7%, compared to an efficiency above 8% on the glass reference cell. Depending on the last pattering steps, different CMOS chips have different surface profile amplitude (Fig. 5) , which negatively impacts the CIGS PV efficiency, but not the efficiency of a-Si solar cells (Fig. 6) . The root cause is the poor step coverage of CIGS thermal coevaporation, compared to PECVD a-Si. The crystallinity and the chemical composition [8] of the CIGS layer of the samples were measured by XRD and XRF respectively, and the results are shown in Fig.7 and Table  II . The ratio of XRD intensity of <220/204> peak over the <112> peak increases with temperature, indicating an increase in the preferred crystal orientation for higher efficiency CIGS solar cells in line with literature [19] . In the 400 ºC and 425 ºC fabricated CIGS solar cells there is an indication of the existence of (In 1-x Ga x ) 2 Se 3 in the <112> and the <220/204> lines, attributed to a lack of thermal activation energy from the substrate [20] . Table II shows the chemical composition of CIGS on various substrates and deposited at various temperatures, and the efficiency at AM1.5 illumination. The "expected" row indicates the aimed composition [19] . In each run (i.e. deposition temperature), the element stoichiometry on glass and on CMOS is almost identical (within measurement error). The 425 ºC run shows a deviating stoichiometry, resulting in a reduced efficiency on glass.
Solar cell characterization
The differences between efficiency obtained on glass vs. CMOS (at any temperature) are explained from topography and Mo adhesion differences.
CMOS chip functionality
Electrical characterizations have been performed on individual devices (MOS capacitor and transistor) and on integrated circuits to evaluate the CMOS compatibility of the solar cell integration. MOS capacitors (area of 1.44×10 -6 cm 2 , oxide thickness of 2.2 nm) and transistors (0.13 μm gate length), part of the PCM module of the 0.13 μm technology chip, were measured with a Keithley 4200 SCS. The circuit functionality of the Timepix [14] (0.25 μm CMOS) chip was measured by Pixelman software [21] connected to a MUROS2 interface [22] by a custom readout probe card. Table IV . Functionality test results [14] of Timepix chip after various postprocessing sequences (Terminology as in Table III ). Values in the Table give the number of columns (out of 256) passing the functionality test before and after post-processing. For practical reasons the experiments were carried out on "leftover" Timepix chips with known defects. The C-V and I-V curves of the individual devices are shown in Fig. 8 , and the change in flatband voltage V FB , threshold voltage V th , and subthreshold swing S are summarized in Table III . The small changes in device parameters are related to the thermal budget (cf. last column) and comparable to packaging-related parameter shifts [23] . The test results of integrated circuits from the 0.25 μm technology are shown in Table IV . Yield loss occurs only when CIGS is deposited at > 400 ºC on the CMOS side (front) of the chip, whether the NaF thin film is applied or not. Backside-deposited CIGS (up to 425 ºC) as well as frontside integrated a-Si:H maintain full IC functionality.
IEDM10-710
Energy scavenging benchmark Solar cells can supply 1-10 μW/mm 2 in typical indoor lighting conditions [4] [24] . CMOS circuits consuming a time-averaged ~1 μW/mm 2 can thus be powered, e.g. the continuously operating low-power IC in [25] (down to 700 nW/mm 2 ) or low-duty-cycle circuits. PV harvesting in outdoor lighting conditions outperforms other harvesting techniques by orders of magnitude when normalized per unit volume [24] . However, a comparison of monolithic CMOS-integrated solutions for general use is better made per surface area, because CMOS power consumption scales with chip area. Table V shows a comparison between published energy scavengers and our present PV performance. In direct sunlight, integrated solar cells offer orders of magnitude more power than known alternative scavenging solutions. Even at indoor lighting conditions, the PV approach is estimated to outperform the alternatives for energy scavenging. Power conversion losses for PV energy scavenging are relatively low [26] compared to most other energy sources as they generate a low-voltage-amplitude ac signal. Prospects for further efficiency improvement include a-Si tandem cell concepts and CIGS bandgap tuning by varying the Ga/(In+Ga) ratio to better match the indoor spectrum. 
Conclusions
We conclude that both a-Si and CIGS thin-film solar cells can be integrated on CMOS. CMOS functionality is maintained both with Cu and with Al interconnect. In view of mechanical stress CIGS solar cells are preferably integrated on the chip's back side. Front side integration, which allows more straightforward interconnection, has a wider process window with a-Si cells, where plasma damage and silver contamination are the main integration concerns. For both technologies, the CMOS IC should be planarized, covered by a diffusion barrier, possibly an adhesion layer; followed by the conventional PV process flow. The single-chip integration scheme shown in this work is suitable for wafer level processing. Integrated photovoltaic energy scavenging offers high power, low manufacturing cost, a broad application range (as light is commonly available), and the advantages of a mature micro-technology.
